Cardiff University | Prifysgol Caerdydd ORCA
Online Research @ Cardiff 
WelshClear Cookie - decide language by browser settings

Hybrid passivation for foldable indium gallium zinc oxide thin-film transistors mediated by low-temperature and low-damage parylene-C/atomic layer deposition-AlOx coating

Zhan, Shijie, Han, Soodeok, Bang, Sang Yun, Li, Benxuan, Chun, Young Tea, Hou, Bo ORCID: https://orcid.org/0000-0001-9918-8223 and Kim, Jong Min 2020. Hybrid passivation for foldable indium gallium zinc oxide thin-film transistors mediated by low-temperature and low-damage parylene-C/atomic layer deposition-AlOx coating. physica status solidi (a) 217 (12) , 1900832. 10.1002/pssa.201900832

[thumbnail of PSS-2019-BH.pdf]
Preview
PDF - Accepted Post-Print Version
Download (1MB) | Preview

Abstract

Indium gallium zinc oxide (IGZO) thin‐film transistors (TFTs) are primary components in active integrated electronics, such as displays and sensor arrays, which heavily involve high‐throughput passivation techniques during multilayer fabrication processes. Though oxide compound semiconductors are commonly used for providing uniform and robust passivation, it usually causes performance degradation on IGZO TFTs during passivation process. Herein, a parylene‐C and aluminum oxide (AlOx) hybrid passivation approach are introduced to reduce the damage during AlOx atomic layer deposition (ALD), which results in high‐performance depletion‐mode IGZO TFT to be fabricated on polyethylene naphthalate (PEN) substrate with enhanced bias stability. Compared with parylene‐C passivation, the hybrid‐passivated IGZO TFTs exhibit excellent saturation mobility (7.9 cm2 (V s)−1), ON/OFF ratio (107), hysteresis window (0.73 V), and bias stability (1.44 and −0.27 V threshold voltage shift, Vds = 20 V). Based on systematic Mott–Schottky and X‐ray diffraction characterizations, it is found that TFT performance enhancement is originated from their doping density variation that resulted from a parylene‐C/ALD‐AlOx microstructural hybridization. Finally, this method is implemented to wafer‐scale integrated circuits with high uniformity and a flexible 10 × 10 IGZO TFT backplane matrix on a PEN substrate (2.5 cm × 2.5 cm).

Item Type: Article
Date Type: Publication
Status: Published
Schools: Physics and Astronomy
Publisher: Wiley
ISSN: 1862-6300
Date of First Compliant Deposit: 19 February 2020
Date of Acceptance: 1 October 2019
Last Modified: 12 Nov 2023 12:35
URI: https://orca.cardiff.ac.uk/id/eprint/129562

Citation Data

Cited 5 times in Scopus. View in Scopus. Powered By Scopus® Data

Actions (repository staff only)

Edit Item Edit Item

Downloads

Downloads per month over past year

View more statistics