A 5-Gb/s 66 dB CMOS Variable-Gain Amplifier with Reconfigurable DC-Offset Cancellation for Multi-standard Applications

Zhiqing Liu, Student Member, IEEE, Yunqiu Wu, Member, IEEE, Chenxi Zhao, Member, IEEE, Johannes Benedikt, and Kai Kang, Member, IEEE

Abstract—This paper proposes a variable gain amplifier (VGA) with reconfigurable DC-offset cancellation (DCOC) for multi-standard applications. In this design, a cell-based design method and some bandwidth extension technologies are adopted to achieve a high data rate and a wide gain control range simultaneously. In addition, the DCOC having a tunable lower-cutoff frequency can make an optimum compromise between BER and SNR according to the specified baseband standard. The measurements show that the VGA achieves a gain control range from -6 dB to 60 dB, a bandwidth beyond 3 GHz, and a tunable lower-cutoff frequency from 0 to 300 kHz. When entering a 2\(^{23}-1\) pseudo-random bit sequence (PRBS) signal at 5 Gb/s, the VGA consumes 17 mW from a 1.2-V supply and the output data peak-to-peak jitter is less than 40 ps. The VGA is fabricated in a 90-nm CMOS process with a chip size (including all pads) of 0.52×0.5 mm\(^2\).

Index Terms—CMOS VGA, cell-based design, high data rate, reconfigurable, multi-standard applications.

I. INTRODUCTION

RECENTLY, the development of wireless transceivers with high data transfer rate has attracted increasing attention from both the industry and the academia [1]. Among them, the variable-gain amplifier (VGA) as a key module is allocated between RF front-end and baseband circuit to maintain the input signal amplitude within a reasonable range, which can effectively enhance the entire system dynamic range and linearity. In most broadband receivers, the VGA usually operates at low frequency but high data rate (Gb/s). For such applications, a thoughtful circuit design is needed for the VGA to ensure sufficient gain range and wide bandwidth.

Fabrication of VGAs in CMOS process remains attractive for low price and ease of integration. However, compared with the high-speed III-V processes such as GaAs or InP, the inferior driving capability and the intrinsic large substrate loss of CMOS severely restrict the design of a high-gain broadband amplifier [2]. For the VGA, these drawbacks have greater impact. Particular limitations are the gain and control range in a broadband VGA. Besides, the dc offset at the input of the VGA is another critical issue, which needs to be eliminated to avoid saturating the following stages [3]. Therefore, a dc-offset cancellation (DCOC) is required, especially for high gain VGAs [4]. In DCOC, the lower-cutoff frequency (\(f_c\)) is a key specification for baseband standards [5]. For example, some signals (i.e., random binary or \(M\)-ary data) gather the most of energy at dc of the spectrum, they may be corrupted if filtered with a high \(f_c\) [6]. However, a low \(f_c\) close to dc may also cause temporary data loss under wrong initial conditions and a long loop settling time [5]. To solve this contradiction, \(f_c\) should better be adjusted according to the given system requirements. Until now, studies have rarely focused on the DCOC tuning scheme in the VGA design. In [7]-[9], digitally-assisted DCOC methods are provided with an adjustable \(f_c\). Nevertheless, an ADC and a DAC are indispensable in the DCOC loop, which makes them unsuitable for high-speed (multi-Gb/s) applications and often consumes a relatively high dc power with increased data rate. Although there are some reconfigurable RF front-end techniques for broadband interface, some insufficiencies have not been solved. In [10], an active RC filter with an array of switched binary-weighted capacitors is adopted. However, it needs a lot of duplicated components to ensure a certain degree of redundancy and thus occupies a large chip area. To resolve this problem, a dual-mode complex filter [11] is realized by the opamp-based RC filter, which only requires less than 20% area occupation for the tuning components. However, it causes a more complex circuit implementation due to the high-order filters. In [12], a programmable complex integrator based on the current division network (CDN) is proposed. It has wider tuning range and higher tuning resolution, but at cost of additional power consumption and more loss in signal path owing to the use of two opamps per integrator.

In this paper, a CMOS VGA with reconfigurable DCOC is presented. By adopting a cell-based design method [13], the limitation on gain-bandwidth product (GBW) of each cascaded variable gain cell is alleviated. Thus, the gain and bandwidth of the whole VGA can be improved simultaneously. Meanwhile, other broadband technologies like the second-order active feedback and the neutralization capacitance are incorporated in the unit variable gain cell (VGC) to further enhance the bandwidth. Besides, the VGA features a reconfigurable DCOC with a voltage controlled lower-cutoff frequency, making it suitable for multi-standard applications.

This work is supported by National Natural Science Foundation of China (Grant No. 61331006, 61771115), National Science and Technology Major Project of the Ministry of Science and Technology of China (Grant No. 2016ZX03001015-004), Fundamental Research Funds for the Central Universities (Grant No. ZYGX2016J036).

Z. Liu, Y. Wu, C. Zhao and K. Kang (corresponding author) are with the School of Electronic Engineering, University of Electronic Science and Technology of China, Chengdu, China (e-mail: kangkai@uestc.edu.cn).

J. Benedikt is with the School of Engineering, Cardiff University, Prifysgol Caerdydd, United Kingdom.
II. CIRCUIT DESIGN AND ANALYSIS

Conventionally, most of wideband VGAs [14]-[16] are realized in a single variable gain stage with cascading one or several fixed gain stages. In this way, the gain range and the bandwidth are mainly determined by the variable gain stage. Besides, in order to make a gain control more efficient and not affecting the common-mode output voltage, the variable gain stage often adopts the Gilbert structure. However, it suffers from a high parasitic capacitance at the output node owing to the cross-coupled differential transistors. To eliminate this effect, Fig. 1 reviews some high-speed Gilbert structures. In Fig.1 (a), a pair of series inductors is adopted as an inductive peaking at the output load terminal [14]. This method can significantly improve the bandwidth. However, an excessive chip area may be required due to the introduction of on-chip inductors, especially when cascading multi-stage of such amplifier. To alleviate the area problem, the active inductor is an alternative to suppress the affect of the parasitic capacitance by introducing impedance peaking at the -3 dB frequency [17]. Fig. 1(b) shows the typical implementation. $R_1$ and $C_1$ together construct a high-pass network so that the high-frequency signal can be bypassed to the gate of transistors $M_5-8$, leading to positive feedback in this active load and thus a gain compensation at high frequency. Although the active inductor can save chip area, it introduces large noise, nonlinearity and additional load capacitance. In addition, since the gain-control transistors $M_{1,2}$ operate in the triode region, extra nonlinearity may be brought when there is a large signal input, particularly at low-gain state [16]. Fig. 1(c) shows another way to make up the gain loss in high frequency. By introducing peaking in the post amplifiers rather than in the load of the gain core itself [15], a flat frequency response can be achieved if the compensated peaking is situated right in the ~3 dB frequency of the variable gain core. However, due to the existence of process and temperature variations, there may be an intolerable peaking for cascaded stages of post amplifiers. Therefore, it is difficult to realize a large gain and gain control range while maintaining a high-speed operation only by using a single variable gain stage.

A. Analysis of the Cell-Based Design Method

For any active device, its GBW is inherently fixed. In other words, if a single-stage amplifier achieves a high gain, then its bandwidth is limited. To solve this contradiction, the single-stage amplifier can be regarded as an individual cell for compromising its gain and bandwidth. Then, making several identical cells cascaded to obtain a high gain and a wide bandwidth simultaneously. Generally, such a cell-based design method has often been employed in an amplifier requiring a wide bandwidth [18]. If this method is applied to the design of a broadband VGA, there is more space for implementation of a large gain control range by adopting a multi-stage structure. Fig. 2 shows the architecture of this cell-based VGA. Assuming that...
the VGA consists of \( n \) VGCs with \( m \)-th-order Butterworth frequency response, the required GBW of each VGC is [2]

\[
GBW_{\text{VGC}} = \frac{BW_{\text{tot}}}{\sqrt{n}} \sqrt{\frac{A_{\text{tot}}}{1}}
\]

where \( A_{\text{tot}} \) is the overall gain of the cascaded VGCs, \( BW_{\text{tot}} \) is the overall bandwidth. If \( A_{\text{tot}}=50 \) dB and \( BW_{\text{tot}}=4 \) GHz are targeted, the required \( GBW_{\text{VGC}} \) under \( m=1, 2, 3 \) is a decreasing function of stage \( n \) as shown in Fig. 2(b). Note that the required \( GBW_{\text{VGC}} \) can be alleviated rapidly if using large \( n \) and \( m \). However, with the maximum number of stage and order, some practical factors also need to be considered, i.e., power consumption and noise. Power consumption increases with the large \( n \) and \( m \). In addition, it results in a reduced gain per stage due to a fixed total gain and thus makes a rapid noise accumulation from the gain stages. As a result, the input-referred noise figure (NF) of the whole VGC stage is significantly degraded. This effect can be quantified by [19]

\[
NF = NF_p - 10 \log \left( \frac{1}{1/A_p} \right)
\]

where \( NF \) denotes the NF of an infinite number of cascaded gain stages, \( NF_p \) is the NF of each gain stage and \( A_p \) is the gain of each stage. Therefore, \( n=3 \) and \( m=2 \) are chosen to trade-off power consumption, GBW, and NF in this design.

It is significant to note that the gain range of the VGA can be enlarged effectively by cascading multiple VGCs, but there still exists some challenges in implementation of such a cell. Firstly, the gain error of each cell must be as small as possible to keep the whole accumulated error not exceed the accepted value. Secondly, since a very wideband cell is required due to the gain-bandwidth tradeoff, then some broadband techniques are indispensable for the cell design. Thirdly, the cell should be designed with low power consumption and minimum chip occupation, or else that the total cost of the entire VGA will be excessive. Accordingly, a simple topology is preferred while it is helpful to achieve a wide bandwidth owning to the inherently less parasitic capacitance.

**B. Design of the VGC with Extended Bandwidth**

The bandwidth of the overall cascaded VGCs is given by

\[
BW_{\text{tot}} = BW_{\text{cell}} \frac{2}{\sqrt{n}} \sqrt{\frac{A_{\text{tot}}}{1}}
\]

where \( BW_{\text{cell}} \) is the bandwidth of unit VGC. Note that the total bandwidth of the VGA will decrease with the number of \( n \). Thus, each VGC should have a sufficient bandwidth space to allow for this shrinkage. To enhance the bandwidth of the VGC without sacrificing large chip area or voltage headroom, a second-order gain structure with active feedback is employed. Fig. 3 shows the schematic, where \( G_1, G_2 \) are the gain stages and \( G_f \) is the feedback stage. The \( G_f \) consists of a differential pair (\( M_5-M_6 \)) with a shared resistive load \( R \) to make a trade-off between bandwidth and gain.

For the convenience of analysis, both the gain and feedback stages can be expressed by the single-pole response functions:

\[
G_i(s) = \frac{G_m R}{1 + sRC}
\]

\[
G_f(s) = \frac{G_m R}{1 + sRC}
\]

where \( R \) is the resistive load, \( C \) is the parasitic capacitance of the differential pairs, and the corresponding transconductances of the stages are \( G_m \) and \( G_{int} \). Since a fraction of output signal is returned to the input of \( G_1 \) by \( G_f \), the transfer function of the second-order VGC is thus given by

\[
H_{in}(s) = \frac{G_m^2 R^2}{(1 + sRC)^2 + G_{int}^2 R^2}
\]

where \( \omega_0=1/RC \), \( \omega_0=G_{int} R \) and \( \beta=G_{int} R \). So the first dominant pole is

\[
\omega_p = -\omega_0(1 + \sqrt{A_0 \beta})
\]
Since the -3 dB bandwidth is determined by the first dominant pole, the bandwidth can be effectively enhanced by using a large feedback gain $\beta$. However, considering that the associated gain peaking is also in proportion with the feedback gain $\beta$ [2], the ratio of feedback should be selected within a reasonable range. Otherwise, the accumulated gain peaking (when multiply VGCs are cascaded) becomes serious, which will cause system instability. Thus, other methods need to be employed to further optimize the bandwidth. Note that the $\alpha_b$ is inversely proportional to capacitive loads $C$. By reducing the input capacitance of $G_1$, $G_2$ can reduce the capacitive load of the previous stage and then enhance the bandwidth. Therefore, two pairs of neutralization capacitance are placed in parallel with the differential transistors $M_1$-$M_2$/$M_3$-$M_4$. These neutralization capacitances are realized by exploiting the Miller-effect. The effective input capacitance seen at the input of $G_1$, $G_2$ is given by

$$C_{\text{eff-in}}' = C_{\text{in}} + (1 - A)C_1$$

where $A$ is the gain of $G_1$, $G_2$, $C_{\text{in}}$ is the original input capacitance of $G_1$, $G_2$, $C_{\text{eff-in}}'$ is the effective input capacitance. If $A > 1$, the Miller capacitance $(1-A)C_1$ becomes negative, leading to a reduced $C_{\text{eff-in}}'$.

Fig. 4 shows the simulated frequency response of the optimized VGC, where the bandwidth is beyond 5 GHz with a maximum gain of 16 dB. Besides, the stability problem of each VGC also needs to be considered due to the introduction of the feedback structure. The simulated open-loop phase margins of the VGC at all gain states are beyond 45 degrees while the maximum gain is about 47 degrees as shown in Fig. 5, which can ensure a sufficient stability.

C. Proposed DCOC with Tunable Low-Cutoff Frequency

Fig. 6(a) shows the block diagram of the proposed VGA, including an input buffer, a three-stage VGC, a reconfigurable DCOC and an output buffer. The input buffer employs a differential common-source amplifier with a gain of 13.1 dB. The reconfigurable DCOC in this VGA comprises a LPF and a feedback amplifier (FA) as shown in Fig. 6(b). The LPF extracts the dc component from output of the variable gain stage and then transfers it to the FA for generating a correction current. Generally, the values of components $C_1$ and $R_1$ in LPF design are very large as the frequencies tend to dc. To avoid excessive chip size and facilitate control, multiple NMOS transistors in parallel are used to construct a large shunt capacitor and several PMOS transistors operating in triode region are also cascaded to realize an adjustable resistor that can cover the required frequency range. The large shunt capacitance $C_1$ is designed to have a fixed value. The source and drain of the NMOS transistor are connected to ground as the bottom plate of the equivalent capacitor while the gate is used as the top plate. The channel resistance $R_{SW}$ from drain to source in the PMOS transistor is linear and can be controlled by its gate voltage $V_{\text{gate}}$.

Fig. 6. (a) Block diagram of the proposed VGA and (b) sub-circuits of the reconfigurable DCOC.

[20]. It follows that,

$$R_{\text{at}} = \frac{1}{\mu_p C_{\text{ox}} W L (V_{\text{GS}} - V_{\text{TH}} - V_{\text{f}})}$$

where $\mu_p$ is the electron mobility, $C_{\text{ox}}$ is the gate oxide capacitance per unit area, $W/L$ is the aspect ratio of the PMOS transistors and $V_{\text{TH}}$ is the threshold voltage. By changing the control voltage $V_{\text{tune}}$, the value of $R_{\text{at}}$ changes and then the $f_c$ of the VGA can be varied.

In addition, the DCOC function is controlled by a MOS switch. When $V_{\text{dcoc}} = 1.2$ V, the DCOC does not work. The VGA exhibits a low-pass characteristic and thus the dc component is permitted to enter the baseband. When $V_{\text{dcoc}} = 0$ V, the DCOC function is enabled. By tuning the $f_c$, the receiver front-end interface can be configured flexibly according to the specified baseband standard. As a result, the whole circuit can achieve an improved SNR and a high efficiency in baseband processing without sacrificing the BER specification.

III. MEASUREMENT RESULTS

Fig. 7 shows a die microphotograph of the proposed design. Fabricated in a 90-nm CMOS process, the chip size of the VAG is 0.52×0.5 mm², including all the measurement pads. The circuit has been measured by Chip-on-Board (COB). Under a 1.2-V supply voltage, the VGA consumes a total dc power of 17 mW.

Fig. 8 shows the measured return loss vs. control current $I_{\text{gc}}$ at input and output ports. The values of these two ports are better than 10 dB within the entire operating frequency range. Fig. 9 shows the measured tunable gain range from -6 to 60 dB with a -3 dB bandwidth beyond 3 GHz. Fig. 10 shows the NF and output P_{1dB} with control current $I_{\text{gc}}$ ranging from 100 $\mu$A to 1000 $\mu$A in 100 $\mu$A steps at 1 GHz. The NF is from 16.7 to 33.5 dB and the OP_{1dB} is 3 dBm at maximum gain ($I_{\text{gc}}=1000$ $\mu$A). Moreover, Fig. 11 shows the NF vs. frequency under various control currents $I_{\text{gc}}$. The lower cutoff frequency $f_L$ of the reconfigurable DCOC is verified by varying the $V_{\text{tune}}$ from 0 to
V after activating this function ($V_{dcoc}=0$ V). The obtained $f_0$ at different gains are shown in Fig. 12. The output eye diagram and data jitter of the VGA are characterized by a Tektronix AWG7000 arbitrary waveform generator and a Tektronix MSO71604C oscilloscope. Fig. 13 shows the output eye diagrams under 5 Gb/s 2^23-1 PRBS signals with different input swings. Both of them have a vertical eye opening larger than 300 mV. Under an input signal level of 20 mV, the peak-to-peak jitter for 5 Gb/s is 39 ps.

Table I summarizes and compares the performance of this VGA with other previous reported works [15]-[16], [21]-[24]. The proposed VGA has wider bandwidth, larger gain and gain control range as compared to the works [21]-[24]. Although the design in [15]-[16] has an excellent data rate than the proposed VGA design, they occupy a relatively large power consumption and chip area. Moreover, this work realizes a reconfigurable DCOC, attaining a tunable lower cutoff frequency range.

### IV. CONCLUSION

A CMOS variable gain amplifier with reconfigurable DCOC for multi-standard applications has been demonstrated in this work. Since a cell-based design method and some bandwidth extension technologies are adopted, a gain control range of 66 dB and a data rate up to 5 Gb/s are achieved simultaneously...
TABLE I
PERFORMANCE COMPARISON OF THE STATE-OF-THE-ART VGAS

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Tech.</th>
<th>Control mode</th>
<th>Freq. (GHz)</th>
<th>Gain range (dB)</th>
<th>Data rate (Gb/s)</th>
<th>NF (dB)</th>
<th>Jitter (pp)</th>
<th>OP_{dBm} (dBm)</th>
<th>Reconfig. DCOC</th>
<th>Power (mW)</th>
<th>Chip Area (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15]</td>
<td>2012 JSSC</td>
<td>0.13-μm SiGe HCMOS</td>
<td>Analog voltage</td>
<td>0.0002-7.5</td>
<td>-70 to 30</td>
<td>5</td>
<td>-</td>
<td>40</td>
<td>0</td>
<td>N</td>
<td>72 @1.2V</td>
</tr>
<tr>
<td>[21]</td>
<td>2012 TCSI</td>
<td>90-nm CMOS</td>
<td>Analog voltage</td>
<td>0.0002-2.2</td>
<td>-50 to 50</td>
<td>17</td>
<td>30</td>
<td>-</td>
<td>-3</td>
<td>N</td>
<td>2.5 @1.0V</td>
</tr>
<tr>
<td>[22]</td>
<td>2013 RFIC</td>
<td>65-nm CMOS</td>
<td>Digital current</td>
<td>0.02-1</td>
<td>-3 to +31</td>
<td>6</td>
<td>21</td>
<td>-</td>
<td>0</td>
<td>N</td>
<td>48 @1.1V</td>
</tr>
<tr>
<td>[23]</td>
<td>2014 TMTT</td>
<td>0.18-μm SiGe HCMOS</td>
<td>Digital current</td>
<td>0.003-1.17</td>
<td>-1.4 to 30.2</td>
<td>2</td>
<td>24</td>
<td>52</td>
<td>-</td>
<td>N</td>
<td>35 @1.8V</td>
</tr>
<tr>
<td>[24]</td>
<td>2016 MWCL</td>
<td>65-nm CMOS</td>
<td>Analog current</td>
<td>(0-0.0002)</td>
<td>-39.4 to 20.2</td>
<td>-</td>
<td>10</td>
<td>27</td>
<td>-</td>
<td>Y</td>
<td>26 @1.2V</td>
</tr>
<tr>
<td>[16]</td>
<td>2016 JSSC</td>
<td>0.13-μm CMOS</td>
<td>Analog voltage</td>
<td>0.0001-5</td>
<td>-15 to 25</td>
<td>10</td>
<td>-</td>
<td>44</td>
<td>-</td>
<td>N</td>
<td>50 @1.2V</td>
</tr>
<tr>
<td>[25]</td>
<td>2016 TMTT</td>
<td>65-nm CMOS</td>
<td>Analog voltage</td>
<td>0.0004-2</td>
<td>2 to 24</td>
<td>-</td>
<td>24</td>
<td>29</td>
<td>-</td>
<td>N</td>
<td>3.5** @1.2V</td>
</tr>
<tr>
<td>This work</td>
<td>90-nm CMOS</td>
<td>Analog current</td>
<td>(0-0.0003)</td>
<td>-6 to 60</td>
<td>5</td>
<td>15.2</td>
<td>29</td>
<td>39</td>
<td>3</td>
<td>N</td>
<td>1 (0-300kHz)</td>
</tr>
</tbody>
</table>

**With Temperature Compensation Block, ***With Digital Control, **** VGA core only

References


